Abstract-The amount of memory in buffered crossbars in combined input-crosspoint buffered switches is proportional to the number of crosspoints, or O(N 2 ), where N is the number of ports, and to the crosspoint buffer size, which is defined by the distance between the line cards and the buffered crossbar, to achieve 100% throughput under port-rate data flows. A long distance between these two components can make a buffered crossbar costly to implement. In this paper, we propose and examine two shared-memory crosspoint buffered packet switches that use small crosspoint buffers to support a long round-trip time, which is mainly affected by the transmission delay caused by the distance between line cards and the buffered crossbar. The proposed switch reduces the required buffer memory of the buffered crossbar by 50% or more. We show that a sharedmemory crosspoint buffer switch can provide high this improvement without speedup.
I. INTRODUCTION
Combined input-crosspoint buffered (CICB) switches are becoming attractive as an alternative to input-buffered switches to relax arbitration timing and to provide high-performance switching for packet switches with high-speed ports [3] . These packet switches use time efficiently as input and output arbitrations are performed separately [2] - [14] and memory speed needs to be no faster than that for input-buffered switches. In this paper, we consider that incoming variable-size packets are segmented into fixed-length packets, called cells, at the ingress side of a switch and re-assembled at the egress side, before the packets depart from the switch.
The amount of memory in a buffered crossbar is
where N is the number of input and output ports, k is the crosspoint buffer size in number of cells, and L is the cell size in bytes. The value of k is defined by the length of the round-trip time (RT T ), which is defined in [7] as the sum of
This work is supported in part by National Science Foundation under Grants 0435250 and 0423305, and by NJIT under Grant 421070. the delays of 1) the input arbitration IA, 2) the transmission of a cell from an input to the crossbar d1, 3) the output arbitration OA, and 4) the transmission of the flow-control information back from the crossbar to the input, d2. Cell and bit alignments are included in the transmission times. For example, the switch proposed in [7] requires the size of k be equal to or larger than the RT T to avoid crosspoint-buffer underflow or throughput degradation for flows (here defined as the data arriving at input i and destined to output j, where 0 ≤ i, j ≤ N − 1) with high data rates.
In a CICB switch, the required crosspoint-buffer size to avoid underflow by flows of data rate R c b/s, where R c is the port speed, is
such that cells are transmitted continuously every time slot [7] . Furthermore, as the buffered crossbar can be physically located far from the input ports, actual RT T s can be long. To support long RT T s by a buffered-crossbar switch, the crosspoint-buffer size needs to be increased [9] , such that up to RT T cells can be buffered. However, as the on-chip interconnection technology requires large real-state, the memory amount that can be allocated in a chip may be limited, and therefore, it can make the implementation costly or infeasible when the distance between line cards and the buffered crossbar is long, or else, the switch may have k < RTT, without supporting high data rates. This problem has been addressed by [10] , which proposes a switch that supports p traffic classes with the crosspoint buffer size larger than RT T for a single class, and smaller than p × RT T .
A solution to keep the crosspoint buffer small while supporting long RT T s and high data rates is needed. In this paper, we study a CICB switch that uses round-robin arbitration and credit-based flow control, named CIXB switch, under long round-trip times and high data-rate flows. We show the throughput degradation as a function of the round-trip time and the crosspoint buffer size.
To reduce the memory amount or support longer RT T values, we propose a CICB switch that shares the crosspoint buffers, called the shared-memory crosspoint buffered (SMCB) switch, among m inputs. This switch uses shared memory in the crosspoint buffers to reduce the total crosspoint buffer size such that flows with high data rates can be handled with smaller amount of memory than a switch with dedicated buffers. We show that a SMCB switch supports a given round-trip time with half or less memory than a buffered crossbar with dedicated crosspoint buffers and deliver equivalent switching performance. Furthermore, we show that no speedup is needed when using the shared-memory approach. The matching scheme used in the proposed switches is roundrobin [15] to have a fair comparison with the CIXB switch.
This paper is organized as follows. Section II describes the CIXB switch, which uses dedicated crosspoint buffers. Section III discusses the effect of long round-trip times in the CIXB switch. Section IV introduces two proposed SMCB switches. Section V presents the throughput performance of the SMCB switches under different situations of memory amount, traffic distributions, and data rates. Section VI presents the conclusions.
II. COMBINED INPUT-CROSSPOINT BUFFERED (CIXB) SWITCH
A buffered crossbar has N inputs and N outputs. A crosspoint (XP) element in the buffered crossbar that connects input port i to output port j is denoted as XP (i, j). Round-robin arbitration is used at the inputs and output ports. An input arbiter at input i selects a V OQ(i, j), among the eligible VOQs, to send a cell to XP B for output j at buffered crossbar. An output arbiter at output port j in the buffered crossbar selects a XP B(i, j), among occupied XP Bs from input i, to send a cell to output j.
III. EFFECTS OF LONG ROUND-TRIP TIME AND LIMITED k
To keep up with high data rates, switch ports must be able to handle flows of up to R c b/s, where R c is the data-rate capacity of a port (i.e., port-speed rate) of a switch or router In contrast, switches unable to support such flows can only handle aggregated data rates of R c b/s, where each flow might have a data rate r single , such that r single < R c . In a CICB switch (e.g., the CIXB switch presented in [7] ), the maximum flow rate that the switch can handle is R c k RT T . Note that when r f (i,j) = R c , where r f (i,j) is the rate of f (i, j), the maximum flow rate that the CIXB switch can transfer from inputs to outputs is equivalent to its achievable throughput.
We simulated the CIXB switch to observe the throughput obtained under different k and RT T values in a 32 × 32 switch, and to validate the traffic model to test the proposed architecture. Different from [7] , we consider RT T > 0 in this paper. Here, we assume that the distances between input ports and the buffered crossbar are identical (the results in this paper also apply for non-identical distances). To model flows with different rates, we use the unbalanced traffic model [7] .
The unbalanced traffic model uses the probability w, as the fraction of input load directed to a single pre-determined output, while the rest of the input load is directed to all outputs with uniform distribution. Let us consider input port s, output port d, and the offered input load for each input port ρ. The traffic load from input port s to output port d, ρ(s, d) is given by,
When w = 0, the offered traffic is uniform. On the other hand, when w = 1, the traffic is completely directional, from input i to output j, where i = j. This means that all traffic of input port s is destined for only output port d, where s = d.
Therefore, the fraction of R c that f (i, j) uses is r f (i,j) = w + Unbalance probability, w
Throughput performance of the CIXB switch [7] with RT T > 0.
show. Note that this case occurs when an input/output pair is used by a single flow for a period of time (or burst) as the simplest switching scenario, which however, may compromise the performance of a switch.
IV. SHARED-MEMORY CROSSPOINT BUFFERED SWITCH (SMCB)
As discussed in Section III, the largest throughput degradation occurs when the r f (i,j) = R c b/s, or w = 1 in the unbalanced traffic model. Under these conditions, all traffic at input i goes to the crosspoint that connects to output j and the other crosspoints receive no traffic. This motivates the sharing of the crosspoint memory by two or more inputs. In a SMCB switch, the crosspoint buffer is shared by m inputs, where 1 ≤ m ≤ N . Here, we propose two SMCB switch architectures, a SMCB switch that uses dynamic memory allocation among the sharing inputs and speedup of 2, or SMCBx2, and a SMCB switch that uses no speedup and arbitrates the access of m inputs to the shared memory, or mSMCB.
A. Shared-Memory Crosspoint Buffered Switch with Dynamic Memory Allocation and Speedup=2 (SMCB×2)
This switch has N VOQs at each input, N 2 crosspoints and N 2 m crosspoint buffers in the buffered crossbar. Each crosspoint buffer is shared by m inputs. Here, we denote each shared crosspoint buffer as SMB to differentiate from the notation of the CIXB switch. Each VOQ has a service counter, which counts the number of outstanding cells, and a counter limit C max i,j , which indicates the maximum number of cells that can be sent to the SMB. These counters are used by a credit-based flow control mechanism. A sharing control unit (SCU) at each SMB sets up the amount of memory (or threshold) of the shared memory for each input based on the VOQ occupancy. Since m inputs may need to access the shared memory at the same time, this architecture requires the shared memory to have a speedup of m. To minimize the speedup of the shared memory, we consider two inputs sharing a crosspoint buffer. A crosspoint in the buffered crossbar that connects input port i to output j is also denoted as XP (i, j) as in the CIXB switch. The buffer for XP (i, j) and XP (i , j), where 0 ≤ i, i ≤ N − 1 and i = i , that stores cells for output port j and is shared by these two crosspoints (or inputs i and i ) is denoted as SM B(q, j), where 0 ≤ q ≤ N 2 − 1. We assume an even N for the sake of clarity. However, an odd N can be used. Note that for switches with odd number of ports, one port is left with dedicated buffers of size 0.5 to 1.0 the capacity of a SMB. Figure 2 shows the architecture of the switch with two inputs sharing the buffered crosspoint. The arbitration scheme for inputs and outputs is round-robin. The switch works as follows. The occupancy Z i,j of V OQ(i, j) is sent to the corresponding SCUs. Based on the occupancy of the competing VOQs, the SCU at every SMB sets up the amount of the shared memory available for each input. The allocated amount of memory for an input is given as the maximum number of cells that a VOQ can send to the SMB. Table I shows There are four possible occupancy states for V OQ(i, j): 
RT T .
B. Shared-Memory Crosspoint Buffered Switch with InputCrosspoint Matching (mSMCB)
To eliminate the speedup at SMBs, only one input is allowed to access a SMB at a time. To schedule the SMB access between two inputs that are physically separated, an inputaccess scheduler is used among the m inputs that share N SMBs. Figure 3 The input-access scheduler performs a matching process among the shared-crosspoint buffers and the inputs that share them. Figure 4 shows the inputs and the shared crosspoint buffers that participate in the matching process. In this paper, the matching follows a three-phase process, as performed for input-buffered switches. The matching scheme used in this switch is round-robin based [15] to have a fair comparison with the CIXB switch. However, other matching schemes can be used. At each output j in the buffered crossbar, there is an output arbiter to select the outgoing cell from non-empty XPs. An output arbiter considers up to two cells from each SMB, where each cell belongs to one input. The output arbiter is represented as a loop in Figure 3 .
The way the mSMCB switch works is as follows. Cells destined to output j arrive at V OQ(i, j) and wait for dispatching. Input i notifies S(q) about the new cell arrival. S(q) selects the next cells to be forwarded to the crossbar by performing matching. A cell going from input i to output j enters the buffered crossbar and is stored in SM B(q, j). Cells leave output j after being selected by the output arbiter. The output arbiter uses round-robin selection.
The matching performed by S(q) among the sharedcrosspoint buffers and the inputs works as flow control as it controls the forwarding of cells according to the buffer availability, as S(q) considers eligible those VOQs whose corresponding SMBs have available room.
V. THROUGHPUT OF THE SMCB SWITCH
We compare the switching performance of two 32 × 32 switches, SMCB×2 and mSMCB. We show the throughput performance and average cell delay of a CIXB switch and the SMCB switches. The traffic considered has Bernoulli and bursty arrivals with uniform distribution, and Bernoulli arrivals with unbalanced distribution. Figure 5 shows average cell delay of the CIXB, SMCBx2 and 2SMCB switch under uniform traffic. We use k = 2 for the CIXB switch, and k s = 2 for SMCBx2 and 2SMCB switches. By using these crosspoint buffer sizes, the amount of memory used in SMCB switches is half the amount of memory in the CIXB switch for a given cell size. The average delay of SMCB switch only considers the queuing delay. Figure 5 shows that the average cell delay of SMCBx2 and 2SMCB switches is similar. Furthermore, the average cell delay of the SMCB switches shows similar magnitude to that of the Proceedings of the 13th Symposium on High Performance Interconnects (HOTI'05) CIXB switch without the effects of RT T (i.e, RT T = 0). The larger average delay shown by SMCB switches at loads from 0.1 to 0.8 are a constant time slot because the VOQs notify the input-access scheduler when a new cell arrives, and a the VOQ is matched before forwarding a cell. This process always takes at least one time slot. For loads over 0.9, the SMCB switches have the average delay similar to that of the CIXB switch. The average delay of all switches under bursty traffic with an average burst length l has similar magnitude. The small advantage of the CIXB switch is caused by the larger memory amount provisioned in the buffered crossbar. Therefore, the SMCB switches, with m = 2, have equivalent performance under uniform traffic while using half memory amount of the CIXB switch. Figure 6 compares the throughput of the SMCBx2 and 2SMCB switches. The two switches have the same throughput performance. The following simulations only consider the 2SMCB switch.
A. Uniform Traffic
b) CIXB, k=2, l=10 c) SMCBx2, k s =2, l=1 d) SMCBx2, k s =2, l=10 e) 2SMCB, k s =2, l=1 f) 2SMCB, k s =2, l=10
B. Unbalanced Traffic
We observe the effect of long RT T s in the proposed switches by measuring the switch throughput under the unbalanced traffic model, as in Section III. Figure 7 shows the throughput performance of the 2SMCB switch, with k s ≥ 1. This switch has a symmetric throughput when w = 0 and w = 1 or r f (i,j) = r max f (i,j) = r min f (i,j) , and achieves 100% throughput for k s − RT T ≥ 0, as the figure shows in all curves, except for b) and d), which have k s − RT T < 0. For these values of w, the throughput can be 100% using half of the total amount of memory used by the CIXB switch.
For the other values of w, we see that for k s = k the throughput is similar. This is because the buffered crossbar switches seems to have small sensitivity to the crosspoint buffer size. The decreased throughput around w = 0.6 in Unbalance probability, w curves a) and c), where k s , k ≥ RT T , is the result of having a limited and small buffer size, mixed traffic (the high data-rate flow is mixed with a large number of low data-rate flows) as described in Section III, and round-robin arbitration. In these cases, a more elaborate arbitration scheme [16] can be used to improve the throughput for small k s − RT T values.
As seen in curves e) and f) in Figure 7 , when the 2SMCB switch have the same amount of memory of the CIXB switch (i.e., k s = 2k) in the buffered crossbar, the throughput of the 2SMCB switch is higher than that of the CIXB switch under the same RT T values. 
VI. CONCLUSIONS
We presented the effect of long round trip times RT T s, where the crosspoint buffer size k is such that k < RT T , in a combined input-crosspoint buffered switch. We observed that switches based on buffered crossbars, with the architecture as in [7] have their maximum throughput as the ratio of k RT T , when input ports handle a single flow with a data rate equal to the port capacity. To minimize the crosspoint-buffer size, we proposed two switches that shared the crosspoint buffers among m inputs, such that RT T can be m times as long as that supported by a CICB switch with dedicated buffers without decreasing switching performance, and providing 100% throughput for port-rate flows and under uniform traffic. Therefore, these switches relax the amount of memory to 1 m of the amount required by a CICB switch with dedicated buffers. We showed that the higher performance is achieved when m = 2. In addition, the performance study shows that the shared memory used in the crosspoint buffers needs no speedup to provide high throughput.
